Telecommunications receiver architectures are becoming more digitized for improved multi-mode capability and reduced cost. This pushes the analog-to-digital converter (ADC) nearer to the RF front-end where a much greater dynamic range (DNR) is required. This Σ∆ modulator ADC is for use in a highly digitized UMTS receiver. The design achieves a DNR of 70dB and a signal-to-noise-and-distortion ratio (SNDR) of 68dB in 2MHz bandwidth (BW).
In Figure 13 .5.1, a zero-IF receiver architecture for UMTS is shown. The architecture comprises an RF front end, an ADC and a digital baseband processor. The front-end uses a quadrature down-converter to convert the RF channel to the zero IF. Both I and Q components with ±2MHz bandwidth are converted into the digital domain by a pair of Σ∆ modulators. The baseband processor subsequently provides all the necessary filtering of quantization noise and most of the receiver selectivity.
With the ADC so close to the front end, it must cope with a large input DNR. Because of the absence of analog channel filtering, it must be able to process large interferers whose power levels determine the top end of the dynamic range. The bottom end of the range is determined by the front-end noise figure and the need for the ADC output noise to be roughly 10dB below the front-end noise. These considerations lead to a DNR requirement of approximately 70dB for the ADC.
Σ∆ modulator ADCs are noted for high DNR and conversion efficiency. A continuous-time Σ∆ modulator is used because the loop filter provides additional anti-alias filtering. Operating together, the two Σ∆ modulators quantize the total signal BW of 4MHz while individually they deal with only 2MHz.
The functional block diagram of one Σ∆ modulator is given in Figure 13 .5.2 showing the use of a feed-forward, 4 th -order loop filter with a single, non-zero transmission pole, a 1.5b quantizer and feedback DAC (digital-to-analog converter). The clock speed must be a multiple of the chip rate, which in UMTS is 3.84MHz. Hence, the clock at 153.6MHz represents an oversampling ratio of 40.
The DNR of the modulator depends on the following sources of noise: circuit noise (1/f and thermal) emanating mainly from the first integrator and DAC, quantization noise generated by the quantizer, and jitter noise originating in the clock. To minimize power consumption, the circuit noise is made dominant so the combination of quantization and jitter noise is 10dB below the circuit noise. To reduce the noise induced by clock jitter, a 3-level rather than the more usual 2-level quantizer/DAC combination is used. In [1,2] the performance degradation due to clock jitter in a 1b time-continuous Σ∆ modulator is calculated. With 2 quantization levels (1b modulator), a return-to-zero (RTZ) ratio of 0.5, an oversampling ratio of 40, a signal BW of 2MHz and a clock jitter of 2.5ps, the maximum DNR achievable is 75dB in 2MHz BW. This value is too low. Increasing the number of quantization levels, N, to 3 (1.5b modulator) the modulator maximum input signal can increase by a factor of:
which yields an extra dynamic range of 1.6dB. With a full-scale sine input, 35% of all output symbols are zero. If the DAC output is zero the jitter has no contribution to the noise. This results in a further dynamic range improvement of 3.7dB. Hence, the calculated DNR of the 1.5b modulator due to quantization and jitter noise is 80.3dB, roughly 10dB below the circuit noise required. A simulation of the modulator with 2.5ps white-noise jitter yields 80.1dB DNR which is in close agreement with the calculated performance. In this simulation quantization noise is non-dominant.
The 1.5b DAC has a RTZ output to reduce inter-symbol interference. Its schematic is shown in Figure 13 .5.3. Transistors M1-M4 together with the input data, determine the sign of the current I DAC . Transistor M5 sets the RTZ level as well as the zero reference level for the 1.5b DAC. The output current as a function of the data is also shown in Figure 13 .5.3.
On the left of Figure 13 .5.4 the input stage of the loop filter is shown in detail. To obtain enough DC gain in the stage, the supply to the gate of cascode transistor M1 is regulated via the level-shift transistor M2 and the amplifying transistor M3. This compensates for the low output impedance due to the small channel length of the input transistor M4. The resulting DC gain is 80dB. Figure 13 .5.4 (center) also shows the schematic of the second, third, and fourth integrator stages, which also have regulated cascodes to achieve 60dD DC gain with minimum-channel-length input transistors. Their output swing is 0.8Vpp differential. The transconductor, which creates the non-zero transmission pole in the frequency response, is a scaled version of those used in the integrators to ensure good matching. The feedforward transconductor (Figure 13 .5.4 right) is also a scaled version of those in the integrators, its gm modified accordingly.
Measured results obtained from a prototype IC fabricated in a digital 5M 1P 0.18µm, CMOS process are shown in Figure 13 .5.5. In the upper plot the signal-to-noise ratio (SNR) and SNDR of the ADC are plotted as a function of the input power level of a 400kHz tone. At high input powers, the 2 nd and 3 rd harmonics dominate the SNDR giving a maximum THD of -74dB. Figure 13 .5.5 (lower left) shows the measured output spectrum of a single Σ∆ modulator if a 1MHz tone at full scale is applied to the input. The measured DNR in a 2MHz BW is 70dB, which is in good agreement with simulations. Figure 13 .5.5 (lower right) illustrates a blocking interferer test for which the modulator input is a small, in-band tone at -41dBFS at 1MHz -44dBFS at 1MHz together with an outof-band tone (i.e. interferer) at -6dBFS at 5MHz. This gives a good indication of the linearity of the ADC, something which is relevant to the receiver performance. The degradation in SNR due to the interferer is only 0.2dB.
A die micrograph of the modulator is shown in Figure 13 .5.6. Running from 1.8V supply, the total power consumption is 11.5mW. All the preceding measurements are made while the modulator is clocked by the on-chip reference oscillator and PLL. The oscillator frequency is 30.72MHz and the PLL output frequency is frequency-divided by two to produce the required 153.6MHz clock. An on-chip bandgap circuit provides all the necessary reference voltages and currents.
The 4th-order 1.5b Σ∆ modulator presented achieves a DNR of 70dB and an SNDR of 68dB at full-scale input, all measured in a 2MHz BW and clocked with the integrated PLL and oscillator. The modulator operates with large out-of-band interference, thereby reducing the need for pre-filtering in a receiver. Figure  13 .5.7 summarizes performance of the modulator. • 2002 IEEE International Solid-State Circuits Conference 0-7803-7335-9 ©2002 IEEE
